EGC442 Class Notes 4/25/2023

Baback Izadi Division of Engineering Programs bai@engr.newpaltz.edu







The miss rate may increase if the block size becomes a significant fraction of the cache size.

- True
- O False
- Which of the following items does NOT contribute to the cost of a miss penalty?
 - O Latency to access the first word
 - O Transfer time of the block
 - Latency to determine the cache block
- The processing of a cache miss creates a _____.
 - pipeline stall
 - O interrupt

If an instruction access results in a miss, then the address of the instruction at _____ is fetched from the memory.

O PC

PC - 4

O PC+4

Correct

Fewer blocks can be held within the cache as block size increases, which results in replacing a block from the cache before many of that block's words are accessed.

Correct

The cache block calculation is independent of a miss penalty. The cache block is calculated first, then the processor can determine if the access request results in a cache hit or miss.

Correct

Multiple clock cycles are needed to access the memory, so the contents of the temporary registers and programmer-visible registers are frozen until the data is available.

Correct

The program counter is incremented in the first clock cycle of execution, so the address of the instruction that generated an instruction cache miss is equal to PC - 4.

6		
Write-through scheme	A value is read from the cache and modified. The modified value is written to the cache and the corresponding memory location. While the write-through scheme is simple to implement, processor performance is slowed due to the large number of clock cycles required for each write to memory.	Correc
Write buffer	A value is read from the cache and modified. The modified value is written to the cache and to a queue that stores the value while waiting to be written to the corresponding memory location.	
	The processor can continue execution after writing the data into the write buffer, which helps to improve the processor's performance. Processor stalls may still occur if the rate at which the memory can complete writes is less than the rate at which the processor is generating writes.	
Write-back scheme	A value is read from the cache and modified. The modified value is written to the cache. The modified value is only written from the cache to memory when the cache block is replaced.	Correc
	Write-back schemes can improve performance, especially when processors can generate writes as fast or faster than the writes can be handled by main memory.	

Pssume the miss rate of an instruction cache is 2% and the miss rate of the data cache is 4%. If a processor has a CPI of 2 without any memory stalls, and the miss penalty is 100 cycles for all misses, determine how much faster a processor would run with a perfect cache that never missed. Assume the frequency of all loads and stores is 36%.

Answer

The number of memory miss cycles for instructions in terms of the Instruction count (I) is

Instruction miss cycles = $I \times 2\% \times 100 = 2.00 \times I$

As the frequency of all loads and stores is 36%, we can find the number of memory miss cycles for data references:

Data miss cycles = $I \times 36\% \times 4\% \times 100 = 1.44 \times I$

The total number of memory-stall cycles is 2.00 + 1.44 = 3.44 I. This is more than three cycles of memory stall per instruction. Accordingly, the total CPI including memory stalls is 2 + 3.44 = 5.44. Since there is no change in instruction count or clock rate, the ratio of the CPU execution times is

$=\frac{\text{CPI}_{\text{stall}}}{\text{CPI}}$		$\frac{\text{CPU time with stalls}}{\text{CPU time with perfect cache}}$	$= \frac{I \times CPI_{stall}}{I \times CPI_{perfec}}$	$\frac{\times \text{Clock cycle}}{\times \text{Clock cycle}}$	
$CPI_{perfect} = \frac{5.44}{2}$ The performance with the perfect cache is better by $\frac{5.44}{2} = 2.72$. 1) The instruction cache miss rate is 2% 4% 36% 2) The number of memory-stall cycles for data misses in terms of the instruction count (1) is 1 × 4% × 100 1 × 36% × 4% 2 I × 36% × 4% 1 × 36% × 4% 2 I × 36% × 3	The performance w	with the perfect cache is better by $\frac{5.44}{2} = 2.72$.	$= \frac{\text{CPI}_{\text{stall}}}{\text{CPI}_{\text{perfect}}}$ $= \frac{5.44}{2}$	 The instruction cache miss rate is 2% 4% 36% The number of memory-stall cycles for data misses in terms of the instruction count (I) is I × 4% × 100 I × 36% × 4% I × 36% × 4% × 100 The total CPI is 1.44 3.44 5.44 	e

Correct

The example assumes the miss rate of the instruction cache is 2%, where a miss results in a 100 cycle penalty. For I instructions, the number of memory-stall cycles due to instruction misses is $I \times 2\% \times 100 = 2.00 I$.

Correct

36% of instructions access the data cache, of which 4% result in a miss. For I instructions, the number of memory-stall cycles due to data misses is I \times 36% \times 4% \times 100 = 1.44 I.

Correct

The total CPI includes the number of cycles per instruction without any memory stalls, the instruction miss cycles, and the data miss cycles. Ex: 2 + 2.00 + 1.44 = 5.44 cycles per instruction. 8) Find the AMAT (average memory access time) for a processor with a 2 ns clock cycle time, a miss penalty of 40 clock cycles, a miss rate of 0.05 misses per instruction, and a cache access time (including hit detection) of 1 clock cycle. Assume that the read and write miss penalties are the same and ignore other write stalls.

AMAT = Time for a hit + Miss rate × Miss penalty 2_{NS} U U_{40} $AMAT = 2_{NS} + 0.05_{X} + 0.05_{X} + 0.05_{X}$ = 6 NS

If the clock rate is increased without changing the memory system, the fraction of execution time due to cache misses _____ relative to total execution time.

increases

🔘 decreases

Ø AMAT considers the average time to access data for _____.

O misses

🖲 both hits and misses

Correct

The amount of time spent on memory stalls takes an increasing fraction of the execution time. In the above example, if the CPI is reduced from 2 to 1, while retaining the same memory system, the fraction of time taken on memory stalls increases from 63% to 77%.

Correct

The hit time, as well as the miss penalty, affects performance. AMAT provides a simplified way to examine alternative cache designs considering both hits and misses and the frequency of different accesses. The speed of the memory system affects the designer's decision on the size of the cache block. Complete the following cache designer guidelines.

- \overrightarrow{D} The shorter the memory latency, the _____ the cache block.
 - 🖲 smaller
 - O larger

The higher the memory bandwidth, the _____ the cache block.

- O smaller
- Iarger

Correct

A lower miss penalty can enable smaller blocks because a shorter amount of memory latency is available to amortize.

Correct

A higher memory bandwidth usually leads to larger blocks because the miss penalty is only slightly larger.



12) The following is a series of address references given as word addresses: 9, 4, 20, 4, 8, 15, 5, 19, 4, 20, 4, 22, 7, 17, 10. Assume direct map with **a word size of 1 byte, a block size of 2 words and a total size of 16** words. Show the hits and misses and final cache contents. Show the final cache content.

inder

 $\mathcal{O}\mathcal{O}$

 \square

 \bigcirc

0

 \sim

2 Ai

900

D

人2

ဝဝ

 \bigcirc

Ao=D

4

7

April

0

Location	Hit/Miss?
9	\wedge
4	₩.
20	\mathcal{M}
4	Ń
8	
15	
5	14
19	M
4	1-1
20	Лл
<u>e</u>	ĺλ
22	$\Lambda\Lambda$
7	M



13) Assume an instruction cache miss rate for an application is 2% and the data cache miss rate of 4%. Assume further that our CPU has a CPI of 2 without any memory stalls and the miss penalty 1s 40 cycles for all misses.

a. Determine the overall CPI with the indicated misses, provided the frequency of all loads and stores in the application is 20%.

b. Suppose we increase the performance of the machine in the above example by reducing its CPI from 2 to 1 via pipelining. Determine the new overall CPI. -32. -4 + 40

$$GRective CPT = 2 + 2\% + 40 + 2\% + 40$$

$$Thest. CLK = 5 MS$$

$$= 3.12 = 3.12 \times 5 MS = 15.60 MS$$

$$b. = CPT = 1 + .8 + .32 = 10.60 MS$$

$$= 2.12$$